We have more Special DataSheet than other site. If, There is not a datasheet which searches, Request ! (It will updated in 12 hours.)
GetDatasheet.com is a free electronic engineering tool that enables you to locate product datasheets from hundreds of electronic component manufacturers worldwide.
All Data provided on this web site and the associated web pages is provided as is. It is intended to be for general information only, and is thus provided without any express or implied warranty or guarantee. It is the responsibility of the user or reader to ensure and confirm that this information is accurate and correct with the original publisher of the data sheet.
Most of the data sheets below are in the "pdf" format so it would be adviseable to use Adobe Acrobat Reader.
| # | Part: | Description: | Manuf. | Package | Pins | T°min | T°max | PDF size |
| 321. | 61084-300 | 10-150mA 75V surface mount (PNP) general purpose transistor: 2N2222AUA | MIPAC | - | 4 | -65°C | 200°C | 83K |
| 322. | IC62C1024-35TI | 35ns; 5V; 128K x 8 high-speed CMOS static RAM | ICSI | TSOP | 32 | -40°C | 85°C | 121K |
| 323. | IC62C1024-35TI | 35ns; 5V; 128K x 8 high-speed CMOS static RAM | ICSI | TSOP | 32 | -40°C | 85°C | 121K |
| 324. | LSFB54-380-004M0 | 380.0 MHz, wide-band IF filter for W-CDMA | KSS | - | 6 | -30°C | 75°C | 128K |
| 325. | QL3004-3PF100C | 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. | QULOG | TQFP | 100 | 0°C | 70°C | 339K |
| 326. | QL3004-3PF100I | 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. | QULOG | TQFP | 100 | -40°C | 85°C | 339K |
| 327. | QL3004-3PF100M | 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. | QULOG | TQFP | 100 | -55°C | 125°C | 339K |
| 328. | QL3004-3PL68C | 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. | QULOG | PLCC | 68 | 0°C | 70°C | 339K |
| 329. | QL3004-3PL68I | 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. | QULOG | PLCC | 68 | -40°C | 85°C | 339K |
| 330. | QL3004-3PL84C | 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. | QULOG | PLCC | 84 | 0°C | 70°C | 339K |
| 331. | QL3004-3PL84I | 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. | QULOG | PLCC | 84 | -40°C | 85°C | 339K |
| 332. | QL3004-3PL84M | 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. | QULOG | PLCC | 84 | -55°C | 125°C | 339K |
| 333. | QL5064-33APB456C | 66MHz/64-bit PCI master/target with embedded programmable logic and dual port SRAM. | QULOG | PBGA | 456 | 0°C | 70°C | 868K |
| 334. | QL5064-33APB456I | 66MHz/64-bit PCI master/target with embedded programmable logic and dual port SRAM. | QULOG | PBGA | 456 | -40°C | 85°C | 868K |
| 335. | QL5064-33APB484C | 66MHz/64-bit PCI master/target with embedded programmable logic and dual port SRAM. | QULOG | PBGA | 484 | 0°C | 70°C | 868K |
| 336. | QL5064-33BPB456C | 66MHz/64-bit PCI master/target with embedded programmable logic and dual port SRAM. | QULOG | PBGA | 456 | 0°C | 70°C | 868K |
| 337. | QL5064-33BPB456I | 66MHz/64-bit PCI master/target with embedded programmable logic and dual port SRAM. | QULOG | PBGA | 456 | -40°C | 85°C | 868K |
| 338. | SA56614-30GW | 3.0 V, CMOS system reset | PHLPS | SO | 5 | -40°C | 85°C | 112K |
| 339. | SA56614-31GW | 3.1 V, CMOS system reset | PHLPS | SO | 5 | -40°C | 85°C | 112K |
| 340. | SA56614-31GW | 3.1 V, CMOS system reset | PHLPS | SO | 5 | -40°C | 85°C | 112K |
| 341. | TQ4-3V | TQ-relay. Low profile 4 form C relay. Standard (B.B.M.) type. Single side stable. Standard PC board terminal. Nominal voltage 3 V DC. | NAIS | - | 16 | -40°C | 70°C | 151K |
